A clock recovery circuit and demultiplexer circuit which operate at half the data rate of a received data stream. The half-speed clock recovery circuit generates a 0 and 90-degree clock at half the rate of the incoming data. These clocks are sampled by a pair of edge trig gered flip-flops using the transitions of the received data as triggers. The outputs of these flip-flops are exclusive OR-ed to provide a signal indicating whether the gener ated clock leads or lags the received data. The half speed 1:2 demultiplexer circuit uses the rising and fall ing edges of a half-speed 90-degree clock to latch the received data through a pair of flip-flops. The outputs of these flip-flops, each triggered by a different edge of the clock, make up two demultiplexed data streams. The clock recovery and demultiplexer circuits of the present invention can be extended to operate at lower clock rates and configured to provide wider demulti plexing. 
"a 6 118 Q ).0- The present invention is concerned with an apparatus and method for recovering a clock signal from a re ceived data signal and for demultiplexing the received data signal. The present invention is especially directed to clock recovery and demultiplexer circuits operating at a rate much lower than the rate of the received data signal.
BACKGROUND ART in digital systems, digital data is typically handled with an associated clock signal. The clock signal is a square wave whose period is equal to the digital data bit period. The clock provides timing necessary to allow digital circuitry to operate on digital data. Basic clock functions include pacing and synchronizing the opera tions of a digital system, triggering registers and latches in digital circuits, and advancing counters.
When data are transmitted over a communications link, it is generally inefficient to also transmit the associ ated clock signal. This inefficiency has led to communi cations systems which transmit the data alone without the clock. Therefore, it is typical for fiber optic commu nication links to require that the clock signal at the receiving end of the link be extracted from the incoming data signal. To obtain the necessary clock at the receiv ing end, these systems employ clock recovery circuits. The clock recovery circuit derives the clock signal from the received digital data.
Conventional clock recovery circuits are often imple mented using phase-locked loops. In phase-locked loops, a reference clock is generated at the frequency of the received data using a voltage controlled oscillator (VCO). A phase comparator compares the phase angle between the reference clock and a received data signal.
The phase comparator outputs a control voltage which is a function of the phase angle between the generated clock and the received data signal. As the phase angle changes, the control voltage changes. The control volt age is fed back to the VCO to adjust the frequency of the reference clock. In this manner, the reference clock may be synchronized with the received data.
The phase-locked loop is often integrated onto a single chip along with other link adapter functions. Conventional clock recovery circuits and demulti plexers operate at the full data rate of the signal trans mitted over the communications link. Because the clock recovery and demultiplexing functions are fairly com plex, they are difficult to perform at high data rates. As 65 2 a result, for a given technology, the bandwidth of the communications link that they serve may be limited by the maximum data rate at which the clock recovery and demultiplexer circuits can operate.
This invention makes it possible to increase the maxi mum data rate of a communications link for a given technology. The present invention provides a combined clock recovery and front-end demultiplexer circuit that can be operated at half the received data rate or less.
This allows the maximum data rate of the communica tions link of the present invention to be at least twice that of a conventional communications link for a given technology.
DISCLOSURE OF INVENTION
The present invention provides an apparatus and method wherein clock recovery and demultiplexercir cuits need operate at only half the data rate of a re ceived data signal. In the present invention, a clock recovery circuit and a demultiplexer circuit are com bined in such a way that none of the components of these circuits are required to operate at more than half the received data rate. This allows the maximum data rate of a communications link to be doubled for a given technology.
In a preferred embodiment of the present invention, a 0 and 90-degree clock are created in a ring oscillator. These clocks are sampled through a pair of edge trig gered flip-flops using an inverted form of the received data. The outputs of these flip-flops are exclusive OR-ed to form a signal indicating whether the generated clock leads or lags the received data. This signal is fed back to the ring oscillator to adjust the phase of the clock rela tive to the phase of the received data.
In a preferred embodiment of the present invention, a 1:2 demultiplexer circuit operates using the half fre quency 90-degree clock generated by the half-speed clock recovery circuit. This 90-degree half-speed clock and an inverted version of this 90-degree half-speed clock are used to sample the received data through a pair of flip-flops. Since the triggering edge of these clocks occurs at different intervals, each corresponding to different bits of received data, the received data is demultiplexed into two separate output streams at the output of each of the flip-flops.
In another embodiment of the present invention, a quarter speed clock recovery circuit and a quarter speed 1:4 demultiplexer are provided. In this embodi ment, four phases of a generated quarter speed clock are used, with each offset by 45-degrees. The quarter speed phase comparator consists of four flip-flops, each sam pling one phase of the clock. The outputs of the flip flops are compared in a parity generator whose output is 1 if an odd number of flip-flop outputs are 1 and whose output is 0 for all other conditions. For the one to-four demultiplexer circuit, four flip-flops are used to latch the data into four different output streams. The four flip-flops are driven by the falling edges of the 45-degree clock and inverted 45-degree clock, the 135 degree clock, and an inverted 135-degree clock.
Further features and advantages of the present inven tion, as well as the structure and operation of various embodiments of the present invention, are described in detail below with reference to the accompanying draw ings. In the drawings, like reference numbers indicate identical or functionally similar elements. Additionally, 5, 301, 196 3 the left-most digit of a reference number identifies the drawing in which the reference number first appears.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be described with refer-5 ence to the accompanying drawings, wherein: 
BEST MODE FOR CARRYING OUT THE INVENTION
The present invention comprises an apparatus and method for recovering a clock signal from a received 30 data stream and demultiplexing the received data stream. The present invention operates at a maximum of one-half the clock rate of the incoming data.
FIG. 1 illustrates a schematic diagram of half-speed clock recovery circuit 100 and demultiplexer circuit 35 140. The half-speed clock recovery circuit 100 and demultiplexercircuit 140 include common, off-the-shelf electrical components. FIGS. 2A and 2B illustrate tim ing diagrams of the half-speed clock recovery circuit 100. Referring to FIG. 1, the operation of the half-speed clock recovery circuit 100 will now be described.
The half speed clock recovery circuit 100 of the pres ent invention utilizes two flip-flops 102A, 102B and an exclusive-OR gate 104 as a phase comparator 106.
Phase comparator 106 compares the phase angle be tween a generated clock signal 108 (referred to as "clock 108") and a received data signal 110 (referred to as "data 110"). Phase comparator 106 provides feed back in the form of a lead/lag signal 112 which indicates whether clock 108 leads data 110 or lags behind data 110.
A ring oscillator 120 is used to generate clock 108. Ring oscillator 120 also generates a 90-degree clock 114. 90-degree clock 114 is offset from clock 108 by 90-degrees.
An inverter 116 inverts data 110 to create an inverted data signal 118, (referred to as "inverted data 118"). When these outputs are exclusive OR-ed together, the resulting lead/lag signal 112 will be at a logic-level 0.
As a result, lead/lag signal 112 will always be a logic level high for the case of clock 108 leading data 110 and a logic-level low for the case of clock 108 lagging be hind data 110.
As an alternative, phase comparator 106 can be im plemented without inverter 116. In this case, 0-degree clock 108 and 90-degree clock 114 are sampled through flip-flop 102A and flip-flop 102B by the falling edge of data 110.
Referring to FIG. 1 Referring to FIGS. 3 and 4, the operation of the quarter-speed clock recovery circuit 300 will now be described. The quarter-speed clock recovery circuit 300 of the second embodiment utilizes four flip-flops 302A, 302B, 302C, and 302D and a parity generator 304 as a phase comparator 306. Phase comparator 306 compares the phase angle between a generated clock signal (re ferred to as "clock 308') and a receive data signal 310 (referred to as "data 310'). Phase comparator 306 pro vides feedback in the form of a lead/lag signal 312 which indicates whether clock 308 leads data 310 or lags behind data 310.
A ring oscillator 324 is used to generate clock 308. Ring oscillator 324 also generates a 45 degree clock 314, a 90-degree clock 316, and a 135-degree clock 318. An inverter 320 inverts data 310 to form an inverted data signal 322 (referred to as "inverted data 322"). Outputs Q5, Q6, Q7 and Q8 are input to parity gener ator 304. The output of parity generator 304, lead/lag signal 312, is a logic-high state if an odd number of outputs Q5, Q6, Q7 and Q6 are at a logic-high state.
Lead/lag signal 112 is a logic-low state for all other conditions. FIGS. 4A and 4B are timing diagrams which illustrate the operation of phase comparator 306. In addition, it is possible to modify the quarter-speed phase comparator of the present invention to trigger off of both the rising and falling edges of the data. This is accomplished by duplicating the phase comparator circuits of FIG. 3 with the exception of inverter 320. The second set of latches would trigger on the falling edge of received data 310, and the output of the second parity generator would also indicate the phase lead or lag condition. Triggering on both the rising and falling edges the data minimizes the time between corrections to the phase of clock 308, and leads to better noise performance depending on the link parameters and data sequences.
The half-speed and quarter-speed clock recovery and demultiplexer circuits described above operate without ever using a full-rate clock. This provides significant advantages over conventional systems requiring full rate clocks. Overall performance can be improved be cause it is easier to maintain timing resolution with lower frequency signals. At high frequencies, the signal does not always settle to a solid high or low level caus ing the delay to vary. This problem is not as severe at 5,301,196 7 lower frequencies. With a lower rate clock, it is easier to precisely place transitions of the clock so that they coincide with a stable portion of the data bits. Also, typical gate delays for lightly loaded circuits are signifi cantly less than the rise and fall times of the circuits. It is therefore easier to position a logic-state transition precisely at lower clocking rates.
In many applications, low power consumption is required. In these applications the CMOS family of logic gates is typically used. Because the half-speed clock recovery and demultiplexercircuit of the present invention operates at half the clock rate and because CMOS logic requires less power when there is less switching, the power consumption of the half-rate clock recovery of the multiplexer circuit is much less than conventional clock recovery and denultiplexercircuits.
The half-speed and quarter-speed clock recovery and demultiplexer circuits of the present invention can be implemented using many different logic families and can be utilized with many different types of communi cation links. In the preferred embodiment of the present invention, the logic family chosen is Gallium Arsenide (GaAs) MESFET differential current switched logic and the link is a fiber optic communication link using run-length limited code data as specified by American National Standard Institute (ANSI) standard X3T9.3.
If differential logic is used to implement the clock recovery and demultiplexercircuit of the present inven tion, the complementary inputs may be used and the inverters are not necessary. This results in an added advantage of having complementary signals which are the true complement of the original signal with no time delay introduced by the inverters.
In summary, an apparatus and method have been described which allow the clock recovery, data re-time, and front-end demultiplexing functions of a fiber optic data link to be combined in such a way that the maxi mum operating frequency of these functions is one half the data rate of the received data signal. The clock recovery and demultiplexercircuit of the present inven tion consists of: 1) two half-speed clock signals offset by 90-degrees with respect to each other; 2) a digital phase comparator consisting of two edge triggered flip-flops which sample the in-phase and quadrature-phase clocks, at the time of transitions in the data, and an exclusive-OR gate which pro vides a phase comparison signal; the quadrature phase clock is delayed with respect to the in-phase clock by one quarter period; 3) a differential ring oscillator to provide the two clock signals; 4) two re-timing latches, one triggered on the rising edge of the quadrature-phase clock and the other triggered on the falling edge of the quadrature phase clock, thus providing a 1:2 demultiplexer function; 5) an extension of these concepts to even wider de multiplexing, and clock recovery at an even lower rate;
6) an extension of these concepts to allow use of both the rising and falling edges of the receive data signal to minimize time between corrections and optimize PLL performance. While various embodiments of the present invention have been described above, it should be understood that 8 the art that various changes in the form and details may be made without departing from the spirit and scope of the invention. Thus, the breadth and scope of the pres ent invention should not be limited by any of the above described embodiments, but should be defined only in accordance with the following claims and their equiva lents.
Having thus described our invention, what we claim as new and desire to secure by Letters Patent is:
1. A clock recovery and demultiplexer circuit for recovering a clock signal from a received data signal and for demultiplexing the received data signal, and operating at a fraction of the data rate of the received data signal, said circuit comprising: a. clock signal generating means for generating a reference clock signal having a plurality of phases, said generated reference clock signal having a rate less than the data rate of the received data signal;
b. comparing means for comparing the phase angle between said generated reference clock signal and the received data signal; c. frequency adjusting means responsive to said phase angle comparing means for adjusting said rate of said generated reference clock signal to synchro nize said generated clock signal and the received data signal; and d. demultiplexing means for demultiplexing the re ceived data signal into parallel signals at data rates lower than the data rate of the received data signal using at least one of each of the phase of said gener ated reference clock signal and inverted phases of said generated reference clock signal. said means for generating a reference clock signal is a ring oscillator; said quarter speed phase comparator circuit com prises four edge-triggered flip-flops and a parity generator; and said demultiplexing means comprises four flip-flops. 7. The quarter speed clock recovery and demulti plexercircuit of claim 6 further comprising an inverter for inverting the received data signal, and inverters for inverting the 45-and 135-degree clock signals.
8. A method of recovering a clock signal from a received data signal and for demultiplexing the received data signal, comprising the steps of: a generating a plurality of phases of a reference clock signal at a rate less than the data rate of the re ceived data signal;
b. comparing the phase angle between said generated reference clock signal and the received data stream;
c. adjusting the frequency of said generated reference clock signal as a function of said comparing step to thereby synchronize said generated reference clock signal and the received data signal; and d. demultiplexing the received data signal into paral lel signals at data rates lower than the data rate of the received data signal, using at lease one each of the phases of the generated reference clock signal 35 and inverted phases of the generated reference clock signal. 9. The method of claim 8 further comprising the steps of generating a 0-degree and a 90-degree reference clock signal at one half the data rate of the received data signal; and demultiplexing the received data signal into two separate data signals both at one half the clock rate of the received data signal.
10. The method of claim 8 further comprising the steps of: generating a 0-degree, 45-degree and 90-degree an 135-degree clock signal; and demultiplexing the received data signal into four separate signals each at one quarter the clock rate of the received data signal. 11. A clock recovery and demultiplexer circuit for recovering clock signal from a received data signal and for demultiplexing the received data stream, and operat ing at a fraction of the data rate of the received data signal, said circuit comprising:
a. an oscillator for generating a reference clock signal having a plurality of phases, said generated refer ence clock signal having a rate less than the data rate of the received data signal;
b. a phase comparator for comparing the phase angle between said generated reference clock signal and the received data signal; c. a feedback loop for adjusting said rate of said gen erated reference clock signal to synchronize said generated clock signal and the received data stream in response to a lead-lag signal generated by said phase comparator; and a demultiplexer for demultiplexing the received data stream into parallel signals at data rates lower than the data rate of the received data stream using at least one of each of the phase of said generated reference clock signal and inverted phases of said generated reference clock signal. k k sk
